BOEING AEROSPACE CO SEATTLE WA ENGINEERING TECHNOLOGY DIV F/G 16/4 NEW TECHNIQUES FOR TEST DEVELOPMENT FOR TACTICAL AUTOPILOTS USI--ETC(U) JUL 80 E H SHEMETA AD-A090 641 UNCLASSIFIED NL END DATE 11 80 ptic

Accession For ITIS GRALI

Justification.

By Per Like on Eik Distr''ation/ Aveir chilty Codes

Spec.al

DTIC TAB

Dist

SUMMARY

NEW TECHNIQUES FOR JEST DEVELOPMENT FOR JACTICAL AUTOPILOTS USING MICROPROCESSORS

> 1/ 10 July 80 Edward H. Shemeta Engineering Technology Do Boeing Aerospace Company Seattle, Washington

OCT 20 1980

Advances in semiconductor technology have made it possible to introduce increasingly complex digital logic in avionics, weapons and control However, the testing of such systems represents a new problem. Test requirements of missile systems are now approaching the complexity of aircraft themselves a decade ago. The costs of creating test procedures for the new designs will be prohibitive if new methods of test generation are not developed.

In the early 1970's, simulation methods were developed to generate test patterns on computers to increase productivity. These methods, e.g., 'LASAR', 'FAIRTEST', etc. were used successfully to support the A7-D/E and the S3-A aircraft test development needs. These methods have been also used to develop tests for E3-A, B-1 Avionics and IUS programs at Boeing.

As useful as these methods are, the computer costs for test generation are becoming high. Also, the time required to create computer models needed to support the test generation process itself has become very long. It has been estimated that to develop gate-level models for off the shelf LSI (Large Scale Integration) microprocessors and similar devices would take a man-year. Since the development phases of such programs are a year or less, the methods which worked so well in the past are not keeping up with the new requirements.

At Boeing, research in the test development area has been directed at developing new approaches that are applicable to the new technology. The most promising approach is based on the use of algorithmic test generation techniques instead of the classic truth table methods.

Using algorithms as the source for test code, it is not necessary to store millions of test vectors in a tester or to run costly simulations to generate the test vectors.

This paper reports on a demonstration of the application of the method to generate system level tests for a typical tactical missile autopilot. The test algorithms are based on the autopilot control law. When loaded on the tester with appropriate control information, the

DISTRIBUTION STATEMENT A

Approved for partition in laute; Distribution Until unod

Page 1

complete autopilot is tested to establish if the specified control law requirements are met. Thus, the test procedure not only checks to see if the hardware is functional, but also checks the operational software. The technique also uses a 'learning' mode to allow minor timing or functional deviations from the expected responses to be incorporated in the test procedures.

A potential application of this test development technique is the extraction of production test data for the various subassemblies. The technique will 'learn' the input-output patterns forming the basis for development and production tests. If successful these new techniques should allow the test development process to keep pace with semiconductor progress.

INTRODUCTION

Technology advances in semiconductor design and manufacturing techniques have made the miniaturization of high performance systems a practical and economical concept. The replacement of marginal and sensitive analog hardware, such as servomechanisms and potentiometers in computing circuits, with digital processing circuits has impacted all aspects of electronic products. The result is the emergence of a whole new generation of 'smart' instruments. The commercial success of electronic games, etc., is a testimonial to the cost-effectiveness and versatility of the new digital techniques.

The application of this technology to low cost digital autopilots for small, highly accurate, terminally-guided missiles is particularly advantageous. A reliable low cost 'smart' missile which is field adaptable to a broad range of threats could be the ultimate next generation field weapon.

However it is not enough for a system to be constructed from low cost parts and be functionally versatile. The system must be manufacturable, to assure low cost, and, more importantly, field supportable to achieve its potential as a weapon.

Unfortunately, systems based on microprocessor technology present new problems in developing effective production test procedures using traditional methods. The problem lies in the very advantages of such systems, ie., the ability to change the system programming to meet new requirements without changing the hardware. As the software changes are made, the test procedures must likewise be modified. It is imperative that the system test procedures be capable of being modified as rapidly and effectively as the microprocessor software.

In this paper the traditional test approaches are reviewed as to their adequacy in meeting the new requirements, and a new approach, algorithmic test generation, will be outlined. This approach shows promise in answering these new requirements. An example of algorithmic test generation will be developed to illustrate the development of test algorithms from system level design data.

Page 2

STATE OF THE ART IN DIGITAL TEST DEVELOPMENT

Early test generation methods in the vacuum tube era were based on signal tracing techniques using scopes and waveform diagrams. Standard input signals were generated and data flow was manually traced from input to output. With good access to the vacuum tube sockets, the test procedures were easy to develop and use.

With the advent of integrated circuits, the simple signal tracing concepts were more difficult to document and the inability to trace the signals internal to the chip made the mechanics of signal tracing peculiar to the individual design approaches. This meant that the maintenance personnel had to be trained to diagnose each peculiar system.

At that time the concept of developing tests for digital logic to detect logic faults was developed. [1] The stuck-at-one, stuck-at-zero fault concept was introduced and computer simulation methods were used to evaluate test sequence effectiveness.

Following the development of simulators, various methods for automatic test generation were developed. One of the first applications of such techniques was the development of tests for the A7-D/E aircraft avionics and its peculiar ground support equipment (PGSE).

For example, in this application [2] the logic schematics were encoded (Figure 1) as the source data for the logic simulation and test generation process. Figures 2 and 3 are a listing of the input code needed to generate tests for the unit. Figure 4 is the test sequence generated for the schematic and Figure 5 is the report of the test effectiveness for that test sequence. The test patterns are then converted to the ATE (automatic test equipment) source code and are ready for use on the ATE.

Such methods have been applied very successfully in the last decade on a number of aircraft programs. Boeing programs have made extensive use of various commercial test generation techniques as have virtually all major avionics manufacturers.[3] The military depots have, in like manner, used these techniques and have reported order of magnitude cost reductions over manual techniques. [4]

Since, the advent of LSI and VLSI (very large scale integration) technology and the application of microprocessors in systems, it has become increasingly difficult to develop the necessary simulation models needed to generate tests. The computer and model development costs can exceed the value of the equipment itself.

Because of the dynamic state of development in the semiconductor industry, models developed for simulation and test generation can become obsolete before the models can be developed and validated. In the past, once a "74/54" series part-library was developed, few changes were needed and the modeling costs could be written off against many users. In the current VLSI state of affairs, for custom designs, models

will probably be used only once, resulting in high set-up costs for test generation as well as expensive computer runs due to the large number of gates needed in the models.

Aside from the cost and modeling difficulties for the new microprocessor based designs, there is some question of the adequacy of the tests developed using the stuck fault concept.

Most test generation techniques are designed to develop static tests only. These simulators only approximate the time domain behavior of logic gates. Since 30 to 40 percent of the failure modes in VLSI are dynamic in nature, a test generation program reporting 100% of the "stuck-at" faults detected is probably only 70% effective for the total fault universe. This means that the remaining untested faults must be detected and isolated at the next higher assembly level. The usual symptom of such a problem is that the UUT (unit under test) will work in one sytem but not another. But when returned for test on the ATE, it always passes the test.

There are two other considerations for microprocessor systems that are unique. Such a system can be tested to exhaustion at the part level and subassembly level but yet fail in the system. Because microprocessor systems consist of hardware and firmware, testing the hardware and firmware independently does not mean that when the two are integrated the system will function as expected. Microprocessors exhibit failure modes, called pattern sensitivity, which are dependent upon the instruction sequence executed. Thus if two programmers were to write code for the same application, it is possible that one program could function normally and the other fail due to the peculiar sequence of instructions used by one programmer's code and not by the other.

For these reasons the built-in test concept, where the microprocessor exercises itself with a stored program, can only check out a fraction of the total failure modes.

The ideal approach is one where a complete checkout of the hardware and firmware, within the context of a dynamic test, can be performed. Further, the test generation technique should be capable of rapid modification as the system design matures, and be inexpensive to implement. Hopefully it would be a natural extention of the normal system synthesis and engineering process. The algorithmic test generation procedure is an approach which can meet these goals for a large class of systems.

ALGORITHMIC PATTERN GENERATION

Algorithmic pattern generators have found wide spread use in memory testing. Because of the highly ordered structures of memories, the efficiency of testing is greatly improved by using special hardware pattern generators instead of the classic truth tables. With the introduction of programmable pattern generators, millions of tests can be generated from a few input parameters. This also obliviates the need to store the truth tables in expensive ATE.

As an example, to keep pace with memory development, a number of algorithms have been developed, ie., "ping-pong", "butterfly", etc. Such techniques have reduced the cost of test equipment and made it possible to effectively test the most complex memories with a minimum of set-up costs. However, because of the differences in the design and manufacturing methods of memories, there is still no single completely accepted sequence of test algorithms available to completely test a particular semiconductor memory part.

The algorithms needed to perform a specific type of test for memories are well-known. For the type of systems under consideration, ie., real-time microprocessor based control systems, no general pattern generation techniques have been developed to date. Most of the test procedures are based on exercising the instruction set of the microprocessor, or a simple input/output wrap-around test.

For the class of applications that are describable by transfer functions, it is possible to generate a set of algorithms that can create test patterns in a manner similar to that described for memory tests. Further, these patterns are dynamic in nature, and can be used to checkout the hardware and firmware to certify it's integrated adequactly for a particular application.

The advantage of algorithmic approach is that faults in the system which have no effect on the intended use do not cause the unit to fail the test. For example, if a particular instruction of a microprocessor was faulty but it is not used, the fault is a 'don't care' fault. (If two programs were written for the same application and one programmer used the faulty instruction and the other did not and there were no coding errors, one would pass the test, the other would fail.) In like manner, if a memory cell were faulty and it was never used, the fault would be a 'don't care'. If the "stuck-at" test concept were used to develop tests, a useable unit could be rejected even though it could adequately perform the intended mission. Such rejections tend to increase the overall cost of systems.

The algorithmic test pattern generation concept tests the suitability of the total system for an application, including real time software and hardware performance. However, since the test procedure is application dependent, it does not assure the hardware is adequate for other uses. An advantage of the technique is that it is not difficult to synthesize the algorithms needed to create the desired test patterns for subsequent users.

ALGORITHM SYNTHESIS

Systems are frequently described in block diagram form with transfer functions as shown in Figure 6. Generally the system under test (SUT) and the "plant" or the controlled object are easily partitioned into independent and distinct transfer functions. For example, if the controller is digital, the transfer functions are usually represented in 'Z- Transform' form and the 'plant' in conventional LaPlace transforms. Generally, the systems analysis activities have developed numerical simulation equations for the system. But these are usually too complex or more detailed than needed for this application.

The first step of the process is to convert the SUT transfer functions into difference equations. These equations will be used to develop the outputs of the SUT, given the inputs. Since the Z-Transform parameters contain the sampling rate, the test rate is constrained to be that used in generating the Z-Transforms.

If the SUT transfer functions are LaPlace transforms, they must be converted to Z-Transforms. Generally, the step-invariant transform will provide an exact time-domain solution for most situations. The procedure for performing these mathematical operations are well-known. [5,6]

The difference equations developed at this step must be exact, because they form the basis for the algorithms that will generate test patterns for the SUT. The algorithms will probably generate test patterns more precise than those implemented in the microprocessor program itself, so the test procedure provides a quality control measure for the numerical methods used in the software. Such a quantitative measure is a valuable by-product of this testing approach.

Since the SUT generally has dynamic feedback signals from the plant being controlled, its transfer functions must likewise be translated into difference equations. These equations will generate the necessary feedback signals needed to dynamically test the SUT in the feedback loop.

However, these equations or models need not be as precise as those for the SUT, but need only be a reasonable approximation of the environment the SUT drives. Thus, in many situations the classic underdamped quadratic transfer function can be replaced by a single low-pass pole. Since stability analysis is not the goal, but rather the generation of feedback signals, such approximations greatly simplify the synthesis of the test generation algorithms without reducing the validity of the test procedure.

AN EXAMPLE

Figure 7 is a block diagram of an autopilot of an experimental missile, the T6. The T6 airframe is a 70 pound modular test vehicle designed to accept a variety of six inch diameter seekers. The T6 autopilot is typical of the type of real-time control system amenable to algorithmic test generation techniques.

For purposes of illustration the pitch channel will be used in the example, but the method can readily be extended to include all the channels and modes of operation. Figure 8 is a block diagram of the pitch channel of the autopilot. The first block is the pitch contoller, the second block the actuator controller. Both of these functions are contained in the microprocessor software and are the objects of the test procedure. The other blocks are the missile fin actuator and the missile aerodynamics. The feedback to the autopilot is via a gyro which is assumed to have the transfer function of an integrator.

An algorithm for the first block is developed in equation (1) by expanding the Z-transform into a difference equation in the usual manner. The limiters are coded as shown in equation (2) and in like manner the actuator is expressed as shown in equation (3).

R(I)=[C(I)-S(I)]+(19182)*[C(I-1)-S(I-1)]-0.9182*[C(S(I-2)]-(.64342302)*R(I-1)+(.2302)*(6434)*R(I-2)	I-2)- (1).
IF R(I)>16/.18 THEN R(I)=16/.18	(2).
IF R(I)<-16/.18 THEN R(I)=-16/.18	(3).
A(I)=R(I)-F(I)667*[R(I-1)-F(I-1)]	(4).
A(I)=.2184*A(I)	(5).
IF A(I)>22.5/.18 THEN A(I)=22.5/.18	(6).
IF A(1)<-22.5/.18 THEN A(1)=-22.5/.18	(7).
F(I)=.6*A(I)4*F(I)	(8).
C(I)=K*E*F(I)+2*F*C(I-1)~G*C(I-2)	(9).

Since the objective of the test is to checkout the autopilot hardware and software, a single pole low pass filter is used to represent the actuator in equation (8). A quadratic transfer function in equation (9) is derived from the Z-transform of the LaPlace transfer function. An integrator is used to approximate the missile aerodynamics.

The scale factors are important (0.18 deg./LSB in the example) since these values are used to define the value of the least significant bit of the data generated by the tester. With the gains fixed as shown for the test procedure, the scale factors for the inputs and outputs are easily calculated

To checkout the algorithms they are converted to a BASIC program and run on a computer. A listing of the program is provided in Figure 9, and the response to a step input is shown in Figure 10.

Once checked out using the BASIC program, the equations need to be modified slightly to be in the source language of the target tester. For this example the test system is Boeing's Sentry VIII test system (Figure 11). The source language is FACTOR, an ALGOL-type language. The conversion to FACTOR is a simple procedure.

To develop the detailed test program the microprocessor hardware interface must be defined. In this example an 8 bit data bus, one bit hold, and ready control are assummed. It should be understood that the detailed design of the particular SUT establishes the definitions. All inputs and outputs are multiplexed on the system data bus.

The first step is the definition of the input/output pins of the SUT. Also control pins are established along with the input output sequencer signals and the data bus control lines. The test rate is set up by tester commands in the manner peculiar to the individual tester. The tester driver is on when the "DA" command is active, off when the "DB" command is active. The tester is checking the output data when the "MA" is set and ignoring data when the "MB" is set. In the FACTOR code "DUT[DADB]=1" means the "DB" is set. "DUT[DADB]=0" means the "DA" is set. In like manner, "DUT[MAMB]=0" means the "MA" is set and "DUT[MAMB]=1" means "MB" is set. Other testers will use similar techniques, but it it important that these functions be performed in a dynamic manner (on-the-fly) otherwise the test data will not be vaild.

The FACTOR source code is shown in Figure 11, and a compiled listing in Figure 12. The generated test code is shown in Figure 13. It should be noted that the actual code is significantly longer and only a small portion of the actual code is printed.

GENERALIZATIONS & CONCLUSIONS

The algorithms developed in the example were selected to illustrate the techniques of "algorithmic pattern generation" and only illustrate one of many possible approaches to modeling systems for test generation purposes. The recursive difference equation, based on the Z-Transform calculus, has many advantages in that the theory is highly developed, and is a very natural way to develop a dynamic test.

Those versed in simulation art will find many ways to construct algorithms that do not require transfer functions or the linear system assumptions.


The nature of the algorithms is constrained to a degree by the target tester. The system used in the example, the Sentry VIII manufactured by Fairchild, is particularly easy to use to create test algorithms. The utility program "LMLRN" handles many of the tester control functions in a very simple manner. Other testers may require an additional processing step to perform the test control generation function.

Although not mentioned in the example, it is feasible to expand the input/output definitions (pin lists) and 'learn' the test data at the subassembly levels to form the basis for developing production and field support tests. The tester control functions for such an application would be significantly more complex, but with careful design of the subsystem interfaces, the process can be made very productive.

The approach outlined is compatible with the normal systems engineering approach. Simulation models used to support systems analysis activities are directly applicable to the test generation process. However, further research and analysis is needed to define the adequacy of test procedures developed using functional approaches instead of the classic "stuck-at" methods. The acceptance of equipment with possible manufacturing defects, even though the defects do not impact the intended function, presents certain cultural problems to a quality assurance operation, ie. "Zero-Defects".

REFERENCES

- (1) Seshu, S. and Freeman, D.N., "The Diagnosis of Asynchronous Sequential Switching Systems", IRE Trans. Electronic Computers, vol. EC-11, pp. 459-465, August 1962.
- (2) TO 51T1-15-8-29, "Program number 47264"
- (3) "SELECTION GUIDE FOR DIGITAL TEST PROGRAM GENERATION SYSTEMS", Navmatinst 3960.9A, 27 MARCH 1979.
- (4) Pedersen, G. "Reducing ATE Software Development Costs", AUTOTESTCON, Sept. 1979, Minneapolis, Minn.
- (5) Breding, D.R. "Digital Simulation of a Seismic System", Proceedings of the 26'th International Instrumentation Symposium, Seattle, Wa., Advances in Test Measurement, Vol 17, pp. 297-299.
- (6) Stearns, S.D. 1975, "Exact Digital Models of Continuous Linear Systems", SAND75-8012.



٠ •

•

Figure 1. Test Number Decoder/Driver Circuit Board Schematic Diagram—Drawing Number 275280

Page 10

|--|

Page 12

Sequence
Test
ulting
. Res
igure 4

# # # # # # # # # # # # # # # # # # #	4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	9123499	
	I MY OT S	10110	
11 170	111111111111111111111111111111111111111	シピーレーション しょうじょうじょうしょうしょうしょうしょう	
****		111101111111111111111111111111111111111	
520			
	11936111904111111111111111111111111111111111	16.111111111111111111111111111111111111	
		*	
	Halossiniereseninini	111111111111111111111111111111111111111	
	01 0. 11116.00 0111111111		
11.0		100111111100011001110011111111111111111	
200 2100	000000000000000000000000000000000000000		
i .	1,1111111111111111111111111111111111111		
1	るこうこうかるうまできってい 「丁」です! 丁		
100 - 100 100 - 100 100 - 100	0)) C 0 0 0 0 0 0 0 0 0		
	חושונין זיוי נוניטיניוזים חר	111111111111111111111111111111111111111	
125 F	938916939310116911169111 22239 MAGNICI NEEL LIGHT	9	
	The Little Control of the Control of	רווניון איז	
22.0	03010356331011111111111	111111111111111111111111111111111111111	
Γ.	8030035531311116185911		
200			
-		וווווווווווווווווווווווווווווווווווווו	
32 75CD	30CC330531111111111111116		

UATE: 04/19/12	84	MERILD MACE	PLOGIC .	FST VERIE	PAIM, MILD NACROLOGIC - TEST VERIFICATION CENERATION PRESDAM	14110A PRC	60.00		METADOREL A2A5	A2A4 33
					UNIVIDU	INDIVIDUAL DEFECTS				
		וארו	INCLUCING 1-51	1-5 16HAL S			ERCEN	FRCLUOING 9-SIGNALS	2181	
TYPE	10121	MUNDER CONSTUCATED	CETECTEE	DETECTED	UNDER INED	TOTAL WUNDER	CONSTOCRED	DETECTED	PERCENT	UNDEF INED
STUCK DUTPUTS	Ē	E	E	176.80	•	in the second	ā	**	3.71	6
State Heats	N.	×	134	165.00		***	334	ž	130.00	-
5-0415		•	L	•	•	6	•	•		-
DEELS	k	}	٩	••••	•	=		0	•	•
TUTAL	572	372	512	110,00	E	21.6	572	572	10% 009	•
					a and tynings	383813				
		INCL	INCLUDING S-SIGNALS	GASIS	•		EXCLU	EXCLUDING 1-SIGNALS	141.5	
344	1C 1 AL KUP BER	NUMBER CURST DEKED	NUPEER DETECTED	PEPEENE	UNDEFINED .	TOTAL	NUMBER CONSTDEXED	BETECTED	PERCENT	MOEF INE
ULASSES THELUDING AT LEAST UME STUCK OUTPUT DEFECT	19¢	331	190	100.09	0	130	190	150	169.00	•
CLASSES INCLUDING AT LEAST	E	282	121	110.00	P	æ	28	255	136.36	•
CLASSES THCLUDING AT LEAST	-	٥			•	•	•	•	•	¢
CLASSES INCLUDING AT LEAST JNE UPEN DEFECT	•	•				•	-	9	•	
ALL EWIYALENCE CLASSES	ž	**	**	100.09	6	2	952	ž	100,00	•
	• • • •	•	• • •			• • •		• • • •		

ii i





Figure 6. Block Diagram—Typical System

1



13.0

Figure 7. Autopilot Functional Diagram





Figure 8. Block Diagram of Pitch Channel

•

```
1 REM *****************
2 REM
       DEFINE SIMULATION VARIABLES
3 REM
4 REM
       R=AUTOPILOT CONTROLLER OUTPUT
5 REM
       C=MISSILE FEEDBACK
6 REM
       A=ACTUATOR CONTROL SIGNAL
7 REM
       F=FIN FEEDBACK SIGNAL
       S=COMMAND INPUT
8 REM
9 REM ***************
10 DIM R(3), C(3), A(3), F(3), S(3), X(3)
20 REM *****************
30 REM
       INITIALIZE ALL VARIABLES
40 REM ******************
50 MAT R=ZER
60 MAT C=ZER
70 MAT A=ZER
80 MAT F=ZER
90 MAT S=ZER
95 MAT X=ZER
100 REM *********************************
110 REM SIMULATION OF CONTROLLER USING DIFFERENCE EQUATIONS
120 REM **********************
150 REM
160 I=3
200 FOR J=1 TO 100
205 IF J=3 THEN S(3)=10
210 R(I)=C(I)+.0818*C(I-1)-.9182*C(I-2)-.4132*R(I-1)+.1481*R(I-2)
250 REM
260 REM *************************
270 REM
         GAIN AND LIMIT CALCULATIONS FOR CONTROLLER
280 REM ***************
290
320 IF R(I)>16/.18 THEN R(I)=16/.18
330 IF R(I) < -16/.18 THEN R(I) = -16/.18
340 REM
350 REM ********************
360 REM ACTUATOR DIFFERENCE EQUATIONS
370 REM ************************
380 REM
400 A(I)=R(I)-F(I)-.667*(R(I-1)-F(I-1))
410 A(I) = .2184 * A(I)
405 REM ****************************
406 REM ACTUATOR GAIN AND LIMIT CALCULATIONS
407 REM **********************
420 IF A(I)>22.5/.18 THEN A(I)=22.5/.18
430 IF A(1)<-22.5/.18 THEN A(1)=-22.5/.18
440 REM
450 REM ***********************
450 REM FIN SERVOCALCULATIONS
470 REM *************************
480
```

FIGURE 9 "BASIC" SOURCE CODE FOR TEST ALGORITHM CHECKOUT

```
480 REM
500 F(I) = .6 + A(I) - .4 + F(I)
510 REM
520 REM *****
530 REM MISSILE FLIGHT CALCULATIONS
531 REM
532 REM MISSILE NATURAL FREQ.=120 RADIANS/SEC.
533 REM
534 REM MISSILE DAMPING FACTOR =.7
535 REM
536 REM GAIN CONSTANT = .2
540 REM **********
550 REM
560 K=1.24882
570 E=.313568
580 F=.458459
590 G-.30851
600 C(I)=.2*K*E*F(I)+2*F*C(I-1)-G*C(I-2)
605 X(I) = .2 * C(I) + X(I)
606 C(I)=S(I)-X(I)
610 REM
620 REM *****************
630 REM TUMBLE VARIABLES
640 REM *************************
650 REM
655 PRINT USING 741; J, S(3), X(3), R(3), A(3), F(3), C(3)
660 R(1)=R(2)
670 R(2)=R(3)
680 C(1)=C(2)
690 C(2)=C(3)
700 A(1)=A(2)
710 A(2)=A(3)
720 F(1)=F(2)
730 F(2)=F(3)
741 IMAGE 7(XDDD.DX)
800 NEXT J
9000 END
```



```
FIGURE 11 ALGORITHMIC TEST PATTERNS FOR SENTRY VIII TESTER
         SET PAGE 4095:
             * SET UP PIN DEFINITIONS FOR ALGORITHMIC
             * TEST PATTERN GENERATION
         DCL PDATA<8>/10,11,12,13,14,15,16,17/;
         DCL PHLD<1>/5/:
         DCL PRDY<1>/3/;
         DCL DUT<5>;
          DATA=1:
          HLD=2:
          RDY=3:
          DADB=4;
          MAMB=5;
         EXEC LMMOD(0); REM INITIALIZE TESTER MEMORY;
         EXEC LMLRN(1,PDATA,PHLD,PRDY,1,2);
         REM SET UP PIN DEFINITIONS IN TESTER:
         REM*************
                DEFINE SIMULATION VARIABLES
         DCL R<3>;
         DCL C<3>;
         DCL A<3>;
         DCL F<3>;
         DCL S<3>;
         DCL X<3>;
            * SIMULATION OF CONTROLLER USING DIFF. EQU. *
         I=3;
         DUT<HLD>=0;
                            REM START PROCESSOR;
         DUT < RDY>=1:
         DUT < DADB> = 0;
         DUT < MAMB >= 1;
         EXEC LMLRN(4,M,DUT);
                                 REM GENERATE A TEST;
```

```
REM TEST NUMBER COUNTER;
M=M+1;
FOR J=1 THRU 100 DO BEGIN
IF J EQ 3 THEN S<1>=10;
R<I>=C<I>+.0818*C<I-1>-.9182*C<I-2>-.4132*R<I-1>
    +.1481*R<I-2>;
REM**************
  * GAIN AND LIMIT CALCULATIONS
  ***********
IF R<I> GT 16/.18 THEN R<I>=16/.18;
IF R<I> LT -16/.18 THEN R<I>=-16/.19;
REM*************
  * ACTUATOR DIFFERENCE EVATIONS
  *************
A<I>=R<I>-F<I>-.667*(R<I-1>-F<I-1>);
A<I>=.2184*A<I>;
REM********************
  * ACTUATOR GAIN AND LIMIT CALCULATIONS
IF A<I> GT 22.5/.18 THEN A<I>=22.5/.18;
IF A<I> LT -22.5/.18 THEN A<I>=-22.5/.18;
REM*************
   * FIN SERVO CALCULATIONS
   <del>**</del>************
F<I>=.6*A<I>-.4*F<I>;
REM***********
   * MISSILE FLIGHT CALCULATIONS
   * NATURAL FREQUENCY= 120 RADIANS/SEC.
   * DAMPING FACTOR=.7
   * GAIN=.2
   <del>****************</del>
L=1.24882;
 E=0.313568;
F=0.458459;
 G=0.30851;
 C<I>=.2*K*E*F<I>+2*L*C<I-1>-G*C<I-2>;
 X<I>=.2*C<I>+X<I>;
 C<1>=S<1>-X<1>;
```

```
REM**************
     TUMBLE VARIABLES
   ******
R<1>=R<2>;
R<2>=R<3>;
C<1>=C<2>;
C<2>=C<3>:
A<1>=A<2>;
A<2>=A<3>:
F<1>=F<2>;
F<2>=F<3>;
REM***************
             INPUT/OUTPUT SEQUENCES
       1) INPUT COMMAND
                         (TESTER DRIVES BUS)
       2) FIN
                COMMAND
                         (SUT
                                 DRIVES BUS)
                         (TESTER DRIVES BUS)
        3) FIN FEEDBACK
        4) GYRO FEEDBACK (TESTER DRIVES BUS)
REM INPUT 1'ST INPUT PATTERN;
DUT < DATA >= S < I > / .18 AND 377B; REM RESCALES AND COVERTS
DUT < DADB>=0;
             REM TESTER INPUTTING DATA ON THE BUS
DUT<MAMB>=1;
                                TO AN INTEGER NUMBER;
EXEC LMLRN(4,M,DUT);
                       REM GENERATES A TEST;
M=M+1;
REM OUTPUT ACTUATOR COMMAND;
DUT < DATA > = A < I > / . 18 AND . 377B;
DUT < DADB>=1;
               REM TESTER LOOKING AT DATA ON BUS;
DUT < MAMB >= 0;
EXEC LMLRN(4,M,DUT);
M=M+1;
REM INPUT FEEDBACK FROM FIN SERVO;
DUT < DATA >= F < I > / . 18 AND 377B;
DUT < DADB>=0;
                REM TESTER DRIVES THE BUS;
DUT < MAMB >= 1;
EXEC LMLRN(4,M,DUT);
M=M+1;
REM INPUT GYRO FEEDBACK;
DUT<DATA>=C<1>/.18 AND 377B;
EXEC LMLRN(4,M,DUT);
M=M+1;
     END:
                         REM END OF FOR LOOP;
```

END;

REM END OF TEST PROGRAM;

```
FAIRCHILD FACTOR COMPILER
                                                3. 1
SOURCE FILE:
                *ED
                                              DATE:
DATA
      FILE:
                                              TIME:
                                                       00:35
BYSTEM CONF:
                88
                       MV1
                               PMU4
                                              COND:
                                                     00000000
                    BET PAGE 4095
                        * SET UP PIN DEFINITIONS FOR ALGORITHMIC
   5 5 5
                        * TEST PATTERN GENERATION
                        ************
                    DCL PDATA[8]/10, 11, 12, 13, 14, 15, 16, 17/1
                    DCL PHLD[13/5/;
   4
                    DCL PRDY[13/3/;
                    DCL DUTEST
   5
   67
                     DATA=1:
                     HLD=2
   8
                     RDY=3:
   9
                     DADB-4
  10
                     MAMB=5;
  11
                    EXEC LMMOD(0);
                                    REM INITIALIZE TESTER MEMORY,
  11
  12
  12
                    EXEC LMLRN(1, PDATA, PHLD, PRDY, 1, 2);
  13
  13
                    REM SET UP PIN DEFINITIONS IN TESTER;
  13
  13
                    13
                       * DEFINE SIMULATION VARIABLES
  13
  13
13
                    DCL R[3];
  14
                    DCF C[3]:
   15
                    DCL AC33;
                    DCL F[3];
   16
   17
                    DCF BE331
  18
                    DCL X[3];
  19
   17
   19
                       * SIMULATION OF CONTROLLER USING DIFF. EQU. *
   19
                        *******************
  17
  17
                    1-3,
  20
                    DUT[HLD]=0;
                                      REM START PROCESSOR
  21
22
                    DUTERDY3=1:
                    DUTEDADB 3=0;
  23
                    DUT[MAMB]=1;
  24
  24
                    EXEC LMLRN(4, M, DUT);
                                           REM GENERATE A TEST!
  25
  25
                                           REM TEST NUMBER COUNTER;
  26
   26
                    FOR J=1 THRU 25 DO BEGIN
  27
            IF J EQ 3 THEN S[1]=10;
  29
29
30
30
                    R[]=C[]+.0818+C[]-13-.9182+C[]-23-.4132+R[]-13
                         +. 1481#R[1-2];
                    REM--------
```

Figure 12. Compile Source Code

. DAIN AND LIMIT CALCULATIONS

- 11

77B;

Figure 12. Compile Source Code (Continued)

```
757
 57
                             1) INPUT COMMAND (TEBTER DRIVES BUS)
 57
                             2) FIN COMMAND (SUT
                                                       DRIVES BUS)
 57
                             3) FIN FEEDBACK
                                                (TESTER DRIVES BUS)
 57
                             4) GYRO FEEDBACK (TESTER DRIVES BUS)
 57
                             ****************
57
57
                    REM INPUT 1'ST INPUT PATTERNI
 57
 57
                    DUT[DATA]=S[1]/. 18 AND 3778; REM RESCALES AND COVERTS
 58
                    DUTEDADB3=0;
 58
                    DUTEMAMB 3=1;
                                   REM TESTER INPUTTING DATA ON THE BUS
57
                                                       TO AN INTEGER NUMBER;
 57
 37
                    EXEC LMLRN(4, M, DUT);
                                             REM GENERATES A TEST.
 60
                    H-H+1/
 61
                    REM DUTPUT ACTUATOR COMMAND,
 61
 61
 61
                    DUTEDATA3=ACI3/. 18 AND 377B:
62
63
64
65
                    DUTEDADB3=1;
                    DUT[MAMB]=Q
                                     REM TESTER LOOKING AT DATA ON BUS;
                    EXEC LMLRN(4, M, DUT);
                    M=M+1;
 66
66
66
66
67
                    REM INPUT FEEDBACK FROM FIN SERVO
                    DUT[DATA]=F[]]/. 18 AND 3778;
                    O-CECADITUE
                                      REM TESTER DRIVES THE BUSI
 68
                    DUT[MAMB]=1:
 67
                    EXEC LMLRN(4, M. DUT);
70
71
                    M-M+1,
 71
                    REM INPUT OYRO FEEDBACK!
 71
71
                    DUTEDATAJ=CE13/. 18 AND 3778;
 72
                    EXEC LMLRN(4, M. DUT);
 73
                    M=M+1:
 74
                          END;
                                               REM END OF FOR LOOP;
74
                    END:
                                               REM END OF TEST PROGRAM,
COMPILATION ERRORS.
                            74 STATEMENTS
```

Figure 12. Compile Source Code (Concluded)

O SET F		MB	0010000000	0000000000	000000000
1 SET F	DA	MB	0010000000	000000000	0000000000
2 SET F	DB	MA	0010000000	000000000	0000000000
3 SET F	DA	MB	0010000000	000000000	0000000000
4 SET F	DA	MB	0010000000	0000000000	000000000
5 SET F	DA	MB		000000000	
6 BET F	DB		0010000000		
7 SET F		MB		000000000	
8 SET F	DA		0010000000		
9 SET F	DA	MB		0011100000	
10 SET F	DB				
*			0010000000		
11 SET F			0010000000		
12 SET F			0010000000		
13 SET F	DA		0010000000		
14 SET F			0010000001		
15 SET F	DA	MB	0010000000	0010000000	0000000000
16 SET F	DA	MB	0010000001	0110100000	000000000
17 SET F	DA	MB	0010000000	0011100000	0000000000
18 SET F	DB	MA	0010000001	0001111000	000000000
19 SET F	DA	MB	0010000000	0101111000	000000000
20 SET F	DA	MB	0010000001	0010100000	000000000
21 SET F	DA	MB	0010000000	0011100000	000000000
22 SET F			0010000000		
23 SET F			0010000001		
24 SET F			0010000000		
25 SET F			0010000000		
26 SET F	DB		0010000001		
27 SET F			0010000000		
28 SET F			0010000000		
29 SET F			0010000000		
30 SET F	DB		0010000000		
31 SET F					
			0010000000		
32 SET F			0010000000		
33 SET F			0010000000		
34 SET F	DB		0010000001		
35 SET F	_		0010000000		
36 BET F	-		0010000001		
37 SET F			0010000000		
38 SET F	DB		0010000000		
39 SET F			0010000001		
40 SET F		MB		1101000000	
41 SET F	DA		0010000000		
42 SET F	DB		0010000001		
43 SET F	DA	MB.	0010000000	1111111000	0000000000
44 BET F	DA	MB	0010000000	0101000000	000000000
45 SET F	DA	MB	0010000000	0011100000	0000000000
46 SET F	DB	MA	0010000001	000000000	0000000000
47 SET F	DA	MB	0010000001	000000000	0000000000
48 SET F	DA	MB	0010000001	0001000000	000000000
49 SET F			0010000000		
50 SET F	DB	MA	0010000001	1111111000	000000000
51 SET F	DA	MB	0010000001	1111111000	000000000
52 SET F	DA	MB	0010000001	1110000000	000000000
53 SET F			0010000000		
54 SET F			0010000000		
55 SET F			0010000001		
56 BET F			0010000000		
57 SET F			0010000000		
56 SET F			0010000000		
59 SET F			0010000000		
60 SET F			0010000000		
61 SET F			0010000000		
·	DA	. 10	201000000	2011100000	500000000
31 40 5		_			

Figure 13. Resulting Test Sequence